Microprocessing and Microprogramming 34 (1992) 255–257
North-Holland

Author index to volume 34 (1992)

Acevedo-Sotoca, M., *see* Lopez-Aligue, F.J. 247
Adán-Coello, J.M. and M. Ferreira Magalhaes, STER'S multilevel programming model for distributed hard real-time systems 125
Alexandres, S., *see* Carazo, J. 215
Alexandres, S., *see* Moran, J. 85
Ambrózy, Gy., I. Cseke, Z. Fazekas and S. Zöld, ARGUS – A PC based image processing workstation, its software and some application examples 135
Annunziata, M., S. Calabrese and R. Lorello, SIPA: An activity-planning system 23
Aude, J.S., *see* Silva, G.P. 157
Avellana, N., *see* Carrabina, J. 89
Azaria, H., Y. Elovici and R.D. Hersch, Multiple interfaces message passing system for transputer network 237

Bailey, N., A. Purvis, P.D. Manning and I. Bowler, Some observations on hierarchical, multiple-instruction-multiple-data computers 211
Bandyopadhyay, A.K., *see* Pramanik, P. 103
Bango, Gy., M. Gardos, J. Miskolczi, I. Szabo and I. Renyi, Design concepts and realization of the hardware structure of ARGUS image processing workstation 207
Barbosa, F.M.B. and E.S.T. Fernandez, Dispatching simultaneous instructions 227
Biswas, P., *see* Su, S.C. 187
Blazek, Z. and I. Jelinek, Multiprocessor monitoring system 163
Bornstein, C.F., *see* Fernandez, E.S.T. 215
Bowler, I., *see* Bailey, N. 211
Brezany, P. and V. Sipkova, Compiling a vector and array processing language for an associative processor 171
Britton, C., *see* Buchanan, M. 19
Buchanan, M. and C. Britton, Formal specification and object-oriented design 19

Calabrese, S., *see* Annunziata, M. 23
Calderon, J.C., *see* Carrabina, J. 89
Carazo, J., S. Alexandres and J. Morán, Speech recognizer optimization and real-time implementation on a multitransputer array 215
Carrabina, J., J.C. Calderon, F. Lisa, C. Perez, F. Garrido, N. Avellana and E. Valderrama, Digital neural network system based in new concepts on the recall phase dynamics 89
Clematis, A. and V. Gianuzzi, The conversation deadlock problem in client-server model 67
Cseke, I., *see* Ambrózy, Gy. 135

Dabrowski, J., Efficient timing verification via mixed-mode technique 183
Dasi, P.K., *see* Pramanik, P. 103
Deliyannis, T., *see* Horianopoulos, S.L. 139
Dorigo, M., Using transputers to increase speed and flexibility of genetics-based machine learning systems 147

Elovici, Y., *see* Azaria, H. 237

Fagerström, J., *see* Ringström, J. 45
Fan, X., Queue-based primitives for a multithreaded architecture 109
Fay, D.Q.M., *see* Pramanik, P. 103
Fazekas, Z., *see* Ambrózy, Gy. 135
Fernandez, E.S.T., *see* Barbosa, F.M.B. 227
Fernandez, E.S.T., C.F. Bornstein and M.D. Pereira, Parallel code generation for super-scalar architectures 223
Fernández, F., *see* Polo, V. 215
Ferreira Magalhaes, M., *see* Adán-Coello, J.M. 125
Flanigan, J., *see* McConnell, R. 243
Fonio, H.-R. and A. Pawlak, Rule-based synthesis using ADTs and term rewriting 81
Fritzson, P., *see* Ringstrom, J. 45
Fritzson, P., *see* Kroha, P. 109

Gandelli, A. and V. Piuri, A highly-parallel system for real-time electronic measurements 125
Gardos, M., *see* Bango, Gy. 207
Garrido, F., *see* Carrabina, J. 89
Gianuzzi, V., *see* Clematis, A. 67
Gómez, L., A. Hernandez and S. Nunez, Timing model for SDCFL digital circuits 193
Goutis, C.E., *see* Horianopoulos, S.L. 139

Haggenmüller, R., *see* Pfeiffer, M. 27
Havinga, P.J.M., *see* Smit, G.J.M. 59
Hermida, R., *see* Mozos, D. 93
Hernandez, A., *see* Gómez, L. 193
Hersch, R.D., *see* Azaria, H. 237
Holton, D.R.W., *see* McKeever, J.D.M. 117
Horianopoulos, S.L., D.E. Metafas, C.E. Goutis and T. Deliyannis, A VLSI synthesis for complementary output Delta Modulation FIR filters 139

Janecek, J., POLLUX: A language for distributed system programming 33
Jansen, P.G., *see* Smit, G.J.M. 59
Jelinek, I., *see* Blazek, Z. 163
Jereb, B. and L. Pipan, Measuring parallelism in algorithms 49

Kim, Yoo S. and Song C. Moon, Update synchronization pursuing site autonomy in heterogeneous distributed databases 41
Kokkinidis, P.A. and C. Metaxaki-Kossionidou, An adaptive improvement of an image compression technique 231
Kroha, P. and P. Fritzson, Software features of an extended single instruction machine 109
Kroon, J.G.M., The software development environment at Rijkswaterstaat 3

Lecordier, R. and P. Martin, Data flow processors for automated visual inspection 37
Lisa, F., *see* Carrabina, J. 89
Lopez-Aligue, F.J., M. Acevedo-Sotoca and A. Jaramillo-Moran, Multimicrocomputer implementation of three-dimensional neural networks 247
Lorello, R., *see* Annunziata, M. 23

Maeng, S., *see* Ryu, K. 167
Manning, P.D., *see* Bailey, N. 211
Martin, P., *see* Lecordier, R. 37
Mayer-Lindenberg, F., Interactive software development for complex embedded systems 179
McConnell, R. and J. Flanigan, A simple switching system for transputer links 243
McConnell, R.K., *see* Milligan, P. 73
McConnell, R.K., *see* Milligan, P. 77
McKeag, R.M., *see* McKeever, J.D.M. 117
McKeever, J.D.M., D.R.W. Holton and R.M. McKeag, Using transputers in a robot programming and control system 117
Metafas, D.E., *see* Horianopoulos, S.L. 139
Metaxaki-Kossionidou, C., *see* Kokkinidis, P.A. 231
Milligan, P., R.K. McConnell, S.A. Rea and P.P. Sage, FortPort: An environment for the development of parallel Fortran programs 73
Milligan, P., S.A. Rea, R.K. McConnell and H.R.J. Walters, Parallel collocation modelling: A case study in developing efficient parallel codes 77
Miskolczi, J., *see* Bango, Gy. 207
Moon, Song C., *see* Yoon, Yong I. 63
Moon, Song C., *see* Kim, Yoo S. 41
Moran, J. and S. Alexandres, A comparison of some processor farm architectures 85
Morán, J., *see* Carazo, J. 215
Mozos, D., J. Septién, F. Tirado and R. Hermida, Design control in a high level synthesis system 93

Nieddu, P., A unifying approach to clientship, delegation and inheritance in object oriented languages 15
Nunez, S., *see* Gómez, L. 193

Ojstersek, M. and V. Zumer, Improving a time critical task execution time using an IPRESPS 197

Pawlak, A., *see* Fonio, H.-R. 81
Pereira, M.D., *see* Fernandez, E.S.T. 215
Perez, C., *see* Carrabina, J. 89
Pfeiffer, M. and R. Haggenmüller, System engineering with DOMINO and GRAPES 27
Piechowka, M. and S. Szejko, An object-oriented kernel for distributed simulation of concurrent systems 7
Pipan, L., *see* Jereb, B. 49
Piuri, V. and R. Stefanelli, Fault-tolerant techniques for VLSI tree structures 97
Piuri, V., *see* Gandelli, A. 125
Polo, V., F. Fernández and A. Sánchez, Parallel implementation of local averaging for image processing 215
Pramanik, P., P.K. Dasi, A.K. Bandyopadhyay and D.Q.M. Fay, Avoidance of deadlock in loop structures – a two process solution 103
Purvis, A., *see* Bailey, N. 211

Randon, E., P. Sánchez and E. Villar, ESP, a structure synthesis program 143
Rea, S.A., *see* Milligan, P. 73
Rea, S.A., *see* Milligan, P. 77
Renyi, I., *see* Bango, Gy. 207
Ringström, J., P. Fritzson and J. Fagerström, FREDULA: A multi-paradigm parallel programming and debugging environment 45
Ryu, K. and S. Maeng, Specifying and inheriting concurrent objects 167

Sage, P.P., *see* Milligan, P. 73
Sampsonidis, D. and Zamani, M., An image analysis system for automatic measurements in solid state nuclear track detectors 153
Sánchez, P., *see* Randon, E. 143
Sánchez, A., *see* Polo, V. 215
Sandoval, F., *see* Vico, F.J. 251
Septién, J., *see* Mozos, D. 93
Serbedzija, N.B., Parallel programming on a PC – A case study 121
Silva, G.P. and J.S. Aude, Evaluation of a SPARC architecture with Harvard bus and branch target cache 157
Sipkova, V., *see* Brezany, P. 171
Smai, A.-H., *see* Wu, H. 175
Smit, G.J.M., P.J.M. Havinga and P.G. Jansen, On the design of a dynamic reconfigurable network switch 59
Stefanelli, R., *see* Piuri, V. 97
Su, S.C. and P. Biswas, A memory-mapped interprocessor communication architecture using FIFO RAMs 187

Svéda, M., Microcontroller software engineering 11
Szabo, I., *see* Bango, Gy. 207
Szejko, S., *see* Piechowka, M. 7

Thorelli, L.-E., *see* Wu, H. 175
Tirado, F., *see* Mozos, D. 93
Tudruj, M., Multi-layer reconfigurable transputer systems with distributed control of link connections 201

Valderrama, E., *see* Carrabina, J. 89
van Wezenbeek, A.M. and W.J. Withagen, Adaptive window working set replacement policies 53
Vico, F.J. and F. Sandoval, Neural networks definition algorithm 251
Villar, E., *see* Randon, E. 143

Walters, H.R.J., *see* Milligan, P. 77
Withagen, W.J., *see* van Wezenbeek, A.M. 53
Wu, H., L.-E. Thorelli and A.-H. Smai, Flow control for efficient realization of the EDA model 175

Yoon, Yong I. and Song C. Moon, Reliable transaction processing for real-time distributed database system 63

Zamani, M., *see* Sampsonidis, D. 153
Zöld, S., *see* Ambrózy, Gy. 135
Zumer, V., *see* Ojstersek, M. 197

Microprocessing and Microprogramming 34 (1992) 259–260
North-Holland

Subject index to volume 34 (1992)

Activity planning 23
Adaptive method 231
Adaptive window policy 53
ADTs and term rewriting 81
ARGUS image processing workstation 135
ARGUS system 207
Associative processor 171
Asynchronous process communication 121
Automated visual inspection 37
Automatic measurement 153

Branch target cache 157

CAD of VLSI ICs 81
Case tools 3
Clientship 15
Complex embedded systems 179
Concurrent objects 167
Concurrent programs 67
Concurrent systems 7
Configuration 33

Database techniques 23
Dataflow processors 37
Deadlock 67, 103
Debugging environment 45
Degree of connection 49
Degree of simultaneousness 49
Delegation 15
Delta modulation 139
Deserter process problem 67
Design automation 143
Design control 93
Digital circuits 193
Digital neural network system 89
Digital signal processing 211
Dispatching 227
Distributed control 201
Distributed hard real-time systems 125
Distributed simulation 7
Distributed systems 33
Distributed transaction processing 63
DOMINO 27
Dusty deck codes 73

Fault-tolerance 97
Field programmable gate array 59
FIFO RAM 187
Flow control algorithm 175
Formal specification 19
4GL programming language 3

Genetics-based machine learning 147
GRAPES 27

Harvard bus 157
Heterogeneous distributed databases 41
High level synthesis system 93
Highly-parallel system 129

Image analysis system 153
Image compression 231
Image preprocessing 231
Image processing 215
Image processing workstation 207
Implementation on transputers 147
Inheritance 15, 19, 167
Integrated commit protocol 63
Inter-processor communication 187
Interactive software development 179
Interconnection network 175
Interference problem 167

Kautz graphs 59

Load balance 219
Local averaging 215
Loop structures 103

Man-power planning 23
Memory management simulation program 53
Message-passing system 103
Microcontroller software engineering 11
Mixed-mode technique 183
Monitoring system 163
Multi-layer reconfigurable transputer systems 201
Multiple-instruction multiple-data computers 211
Multiple interfaces message passing system 237
Multiprocessor 219
Multithreaded architecture 113

Network switch 59
Neural network definition 251

OBJ programming language 19
Object oriented analysis 23
Object-oriented kernel 7
Object oriented languages 15

Parallel algorithms 49
Parallel code generation 223
Parallel codes 77
Parallel collocation modelling 77
Parallel Fortran programs 73
Parallel genetic algorithms 147
Parallel implementation 215
Parallel processing 175
Parallel programming 121
Parallel programming language 45
PREDULA 45
Processors farm 85
Programmable architecture 59
Pruning 219

Queue-based primitives 113

Real-time 219
Real-time electronic measurements 129
Recall phase dynamics 89
Remote procedure call 33
RT synthesis 143
Rule-based synthesis 81

Silicon compilation 143
Simultaneous instructions 227
Single instruction computer 109
Site autonomy 41
SPARC architecture 157
Speech recognition 219
Static partitioning 197
STER environment 125
Super-scalar architectures 223
Switching system 243
System engineering 27

Teaching robot 117
Three-dimensional neural networks 247
3GL programming language 3
Time critical task execution 197
Time verification 183
Timing model 193
Transputer 85, 117, 211, 237
Transputer links 243

VLSI synthesis tool 139
VLSI tree structures 97